

#### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

US

US

(51) International Patent Classification  $^{7}$ :

(11) International Publication Number:

WO 00/11716

H01L 23/373, 23/538, H05K 1/02

A1 (43) International Publication Date:

2 March 2000 (02.03.00)

(21) International Application Number:

PCT/US99/18778

(22) International Filing Date:

17 August 1999 (17.08.99)

(30) Priority Data:

60/097,066 09/375,172 19 August 1998 (19.38.98)

16 August 1999 (16.08.99)

(\*1) Applicant: KULICKE & SOFFA HOLDINGS, INC. [US US]; 2101 Blair Mill Road, Willow Grove, PA 19090 (US).

72, Inventors: KAMATH, Sundam 1668 Mendennall Drive, San Jose, CA 95130 (US). CHAZAN, Davić: 40-0 Manzana Published Lane, Palo Alto, CA 94306 (US). STRANDBERG, Jan. 1.; 21327 Glen Place, No. 6, Cupertino, CA 95314 (US). BEILIN, Solomon, I.; 83 Club Drive, San Carlos, CA 94070

74: Agents: SHAFFER, William, I., et al., Townseni snd Townsend and Crew LLP, Two Emparcaders Center, 5th floor, San Francisco, CA 94111-3834 US .


(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR. BY, CA. CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

With international search report.

(54) Title: ISOLATED FLIP CHIP OR BGA TO MINIMIZE INTERCONNECT STRESS DUE TO THERMAL MISMATCH

#### (57) Abstract

A wiring substrate with reduced thermal expansion stress. A wiring substrate, such as a laminated PWB, thin film circuit. lead frame, or chip carrier accepts an integrated circuit, such as a die, a flip chip, or bail grid array package. The wiring substrate has a thermal expansion stress reduction insert, void, or constructive void in a thermal expansion stress region proximate to the integrated circuit. The thermal expansion stress reduction insert or void may extend a selected distance from the edge or edges of the integrated circuit attachment area. The thermal expansion stress reduc-



tion insert or void improves the flexibility of the wring substrate in the region that is joined to the integrated circuit, thus reducing thermal stress between components of the wiring substrate-integrated circuit assembly. In another embodiment, layers of a laminated wiring substrate are intentionally not bonded beneath the chip arrach area, thus allowing greater flexibility of the upper layer of the laminate.

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

						SI	Slovenia
AL	Albania	ES	Spain	LS	Lesotho	SK	Slovakia
AM	Armenia	Fl	Finland	LT	Lithuania	SN:	Senegal
AT	Austria	FR	France	LU	Luxembourg	_	Swaziland
	Australia	GA	Gabon	۲v	Latvia	SZ	Chad
AU	Azerbaijan	GB	United Kingdom	MC	Мопасо	TD	
AZ	Bosnia and Herzegovina	GE	Georg:a	MD	Republic of Moldova	TG	Togo
BA		GH	Ghana	MG .	Madagascar	TJ	Tajikistan
BB	Barbados	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BΕ	Belgium	GR	Greece		Republic of Macedonia	TR	Turkey
BF	Burkina Faso	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
ВĢ	Bulgaria	1E	ireland	MN	Mongolia	UA	Ukraine
BJ	Benin		1 7 7	MR	Mauritania	ĽG	Uganda
BR	Brazil	IL	Braci	MW	Malawi	ĽS	United States of America
BY	Belarus	IS	Iceland	MX	Mexico	UZ.	Uzbekistan
CA	Canada	IT	Italy	NE	Niger	VN	Viet Nam
CF	Central African Republic	JP	Japan		Netherlands	YU	Yugoslavia
CG	Congo	KE	Kenya	NL	Norway	ZW	Zimbabwe .
СН	Switzerland	KG	Kyrgyzstan	NO	•		
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
СМ	Cameroon		Republic of Korea	PL	Poland		3
CN	China	KR	Republic of Korea	PT	Portugal		• •
כני	Cuba	KZ	Kazakstan	RO	Romania		•
cz	Czech Republic	LC	Samt Lucia	RU	Russian Federation	•	· ·
	Germany.	u	Liechtenstein	SD	Sudan		•
DE	Denmark	LK	Sri Lanka	SE	Sweden		
DK		LR	Liberia	SG	Singapore .		NEW -
EE	Estonia	-					

10

15

20

25

# ISOLATED FLIP CHIP OR BGA TO MINIMIZE INTERCONNECT STRESS DUE TO THERMAL MISMATCH

#### CROSS-REFERENCES TO RELATED APPLICATIONS

This application claims priority from U.S. Provisional Application Serial No. 60/097,066, entitled ISOLATED FLIP CHIP OR BGA TO MINIMIZE INTERCONNECT STRESS DUE TO THERMAL MISMATCH, by Sundar Kamath and David Chazan (Attorney Docket No. 019905-001900US), filed August 19, 1998, the disclosure of which is incorporated herein by reference. This application is being filed concurrently with U.S. Utility Application Serial No. \_\_\_\_\_\_\_, entitled IMPROVED WIRING SUBSTRATE WITH THERMAL INSERT, by Sundar Kamath, David Chazan and Solomon Beilin (Attorney Docket No. 019905-001920US), the disclosure of which is incorporated herein by reference.

#### BACKGROUND OF THE INVENTION

A major problem facing manufacturers of wiring substrates, such as printed wiring boards ("PWBs"), chip carriers, and VLSI substrates, is the management of thermal expansion stresses between the materials of the substrate, in the case of a laminated substrate, and between the materials of the substrate and components mounted on the substrate.

Thermal stresses can arise in at least two situations. One situation is when a thermal gradient is present. A higher temperature in one area of the substrate, such as underneath a heat source, can cause thermal expansion relative to a cooler area of the substrate, even if the substrate is made of a single material. The effects of this situation can often be mitigated by slowly changing temperature, thus lowering the thermal gradient.

A second situation is when materials with different coefficients of thermal expansion ("CTE") are used. One material then expands and contracts at a different rate (typically expressed as a dimensionless coefficient, e.g. mm/mm, per degree of temperature) than the other as the temperature changes. Differential CTEs can cause problems regardless of the rate at which the materials are heated or cooled. If the materials are bonded or otherwise attached together, thermal stress is generated

30

10

15

20

25

30

ζ.

when the temperature changes. This stress can result in deformation (warping) or even fracture of the material, in order to relieve the stress.

. Et al. 1900 and particular Constitution

For example, PWBs are typically formed by laminating several layers of different materials together. Conductive layers, such as copper layers patterned according to a desired wiring layout, are typically separated by, and laminated to, dielectric layers that provide electrical insulation between the conductive layers. The dielectric layers are typically polymeric resins, such as epoxy resins. The dielectric layers often have a CTE of about 50-70 ppm/°C, while the metals used in the conductive layers have a CTE of about 16-17 ppm/°C. Thus, a heat source placed on a PWB or similar wiring substrate can create thermal stress.

The increased complexity of contemporary integrated circuits affects the problems arising from thermal stress in many ways. First, the high device count on very-large-scale integrated circuit (VLSI'') chips often means a single chip will generate more heat compared to a chip with a lower device count. The shrinking dimensions of the devices on the chips mean that the heat is often concentrated in a smaller area. Some ICs generate over 10 W/cm<sup>2</sup>. The shrinking dimensions also mean that the traces on the chip are finer pitch and the contact pads on the chip also have finer pitch, not to mention that the number of contact pads has substantially increased. Finally, the overall dimensions of VLSI chips have increased in many cases. The increased dimensions result in a greater total expansion or contraction, which can lead to higher thermal stress.

A variety of technologies have been developed to address the finer contact pitch and increased number of contacts. Examples include ball-grid arrays ("BGAs"), which are packaged chips with an array of bumps, typically solder dots, on one surface of the package. The package may include a chip carrier or lead frame, with the actual semiconductor chip bonded to the carrier and the electrical contacts brought from the IC chip to the balls of the BGA. Another example are known as "flip chips", which are similar to BGA packages in that bumps, typically of solder, eutectic, or conductive adhesive, are formed over contact pads on the IC chip. The chip is then "flipped" onto a wiring substrate and bonded. Flip-chip is usually reserved to describe a type of direct chip attach, even though it is very similar to packaged BGA process.

Unfortunately, the IC package or flip chip may be made of a material, such as plastic, ceramic, or semiconductor, with a different CTE than any of the

: 5

20

25

30

materials in the wiring substrate. To complicate matters, the finer pitch of the contact array typically means a finer wiring pattern must be used on the wiring substrate. The tiner wires are not as strong as wider wires would be, and thus are more susceptible to breakage when subjected to stress. Similarly, if a shear stress develops between the IC and the substrate, a smaller solder ball will have less strength to resist the stress (including work hardening), and may fail at the joint, or may crack. A particularly insidious aspect of such failures is that an electrical contact may be established at one temperature, and not at another, as thermal expansion and contraction brings the cracked or broken halves of the electrical path together and apart.

Therefore, it is desirable to reduce the failures caused by thermal stress in wiring substrates and in assemblies of integrated circuits and wiring substrates.

#### SUMMARY OF THE INVENTION

The present invention provides a wiring substrate with reduced thermal expansion. The wiring substrate has a thermal expansion stress reduction insert, void, or constructive void in a thermal expansion stress region proximate to the integrated circuit. The thermal expansion stress reduction insert or void extends a selected distance from the edge or edges of the integrated circuit attachment area. The thermal expansion stress reduction insert or void improves the flexibility of the wiring substrate in the region that is joined to the integrated circuit, thus reducing thermal stress between components of the wiring substrate-integrated circuit assembly. Wiring substrates according to the present invention include laminated PWBs, thin film circuits, lead frames, or chip carriers and can accept an integrated circuit, such as a die, a flip chip, or a BGA package.

in a specific embodiment, the wiring substrate is a laminated printed wiring board with the thermal stress reduction insert or void in a layer proximate to an outer layer to which the integrated circuit is joined (mounted). In a further embodiment the thermal stress reduction insert is an elastomer, such as a siloxane. In an alternative embodiment, the wiring substrate is a thin film substrate

In another embodiment, a constructive void is formed by filling a cutous portion of the inner layer with a material that thermally degrades when the laminate is processed.

20

25

30

In yet another embodiment, the layers of the laminate are pressed in selected regions, so that the layers in the thermal expansion stress region are not bonded.

These and other embodiments of the present invention, as well as its advantages and features, are described in more detail in conjunction with the text below and attached figures.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1A is a simplified view of a laminated PWB with a BGA device mounted on a surface of the PWB;

Fig. 1B is a simplified top view of a PWB with an attached device showing a thermal expansion stress region;

Fig. 2A is a simplified view of a PWB with a stress relief region according to one embodiment of the present invention;

Fig. 2B is a simplified view of a PWB with a stress relief insert according to another embodiment of the present invention;

Fig. 2C is a simplified view of a PWB illustrating a processing step according to the present invention:

Fig. 2D is a simplified cross section showing a die used to laminate PWBs; and

Fig. 2E is a simplified flow chart of a process according to the present invention and Fig. 2C.

#### DESCRIPTION OF THE SPECIFIC EMBODIMENTS

The present invention provides articles of manufacture with improved thermal stress characteristics for use in wiring substrates, and methods for producing the same. As examples only, the articles of manufacture include PWBs, chip carriers, VLSI substrates, thin film substrates, and the like, as well as such substrates with an attached IC device. The IC device may be a BGA chip, a packaged BGA device, an IC with wire bonding pads, or the like, and may be attached to the substrate by any one of a variety of die attach methods, as are known in the art, including solder die attach, flip-chip, and BGA solder die attach, such as controlled collapse chip connection ("C4").

Fig. 1A is a simplified view of a laminated PWB 1 with a BGA device 2 mounted on a surface 3 of the PWB. It is understood that a BGA device is used as an

PCT/US99/18778

example only, and that other devices, such as a micro-BGA, flip chip, thin-film substrate (with or without an attached IC, such as a VLSI IC), or even a backside attached die could be used. The PWB is illustrated with only three layers for simplicity, and it is understood that PWBs may have several layers laminated together.

5 For example, some PWBs may have six or more conductive layers separated by dielectric layers. Accordingly, the number of laminations shown is for example only. A wiring array (not shown for simplicity of illustration) has been patterned on the surface 3 of the PWB to accept an integrated circuit. The BGA device 2 has been electrically and mechanically attached to an attachment area on the surface of the PWB, such as by a C4 process, as is known in the art.

Cracks 4, 5 in the PWB or in the device (Fig. 1A) can form from thermal stress. Thermal stress can be generated by external thermal sources/sinks, such as a gradient formed by a change in the ambient temperature, or thermal stress can be generated by the device itself if the device generates heat during its operation. A thermal expansion stress region 6 (represented by a dashed line) can form in the area of the device. The thermal expansion stress region in the PWB is typically opposite and co-extensive with the device attachment area, and may extend about 1-5 mm past the edge of the device, depending on the thermal characteristics of the PWB and the device.

15

20

25

30

Fig. 1B is a simplified top view showing the thermal expansion stress region 6 formed in the PWB 1 in the area of the device 2.

Several factors affect the amount of stress ansing in a particular application. As mentioned above, the size of the device affects the total displacement resulting from differential CTEs, as does the difference between the CTEs of the materials. Also, some materials are more resistant to deformation than others, and some are stronger (more resistant to breaking) than others. For example, if thermal stress is generated in a compliant material, that material can deform to release the stress, rather than cracking, even if the material is relatively weak. Conversely, if a material is relatively brittle, such as silicon, alumina-based ceramic, or single-crystal alumina ("sapphire"), the material might fall, even if the material has high inherent strength, especially if it is relatively thin. Thus, whether an assembly will fail, and where it will fail, depends on many factors. A relatively compliant material attached to a relatively stiff material can improve the reliability of an assembly of these materials.

• Fig. 2A is a simplified view of a PWB 7 with a BGA device 2 attached on a surface of the PWB. The PWB in this figure differs from the PWB shown in Fig.

1.5

20

25

30

manufacturing process. The stress relief region 8 is a void or a constructive void that reduces the stiffness of the laminated PWB in the thermal expansion stress relief region. A constructive void is a space that is not necessarily entirely empty. For example, the void could be filled with a filler material that does not provide significant mechanical support that might contribute to thermal expansion or contraction forces being generated in the laminate layer 9 surrounding the void, or might be partially filled with the residue of a material that decomposes during the lamination process.

Alternatively, the stress relief region could be formed by punching out a portion of the layer 9 prior to lamination of the PWB 7. The void or constructive void corresponds to the thermal expansion stress region in the area of the PWB that will underlie the attached device 2, and is essentially co-extensive with the die attach region, meaning that the thermal expansion stress region is about the same area as the die attach area, although the thermal expansion stress region may extend a few millimeters beyond the die attach area on one or more edges. Removing a region of the inner laminate layer material 9 within the thermal expansion stress region 6 allows the outer laminate layer 10 within at least a portion of the thermal expansion stress region to be more flexible. More flexibility in the outer laminate layer allows it to better compensate for the horizontal shear forces caused by its rigid attachment to an expanding chip package and so reduces or eliminates the chances of cracking in the laminate or the chip. The cuter layer is bonded to the inner layer over a major portion of the interface between the two layers, but not bonded together in the stress relief region, which is typically a small fraction of the entire interface area.

void can be filled with a material, such as a polymeric foam, that degrades or decomposes during subsequent thermal treatment. It is desirable that the thermal decomposition materials decompose at at least about 10-20°C below the processing temperature used to laminate the PWB. If foam is used, it is preferable that the foam be an inert gas foam, so that nitrogen, argon, or similar inert gas would be released upon degradation and the degradation products not unduly contribute to corrosion of the PWB assembly. It is preferable that the degradation starts below the upper layer in the lamination stack. The lamination process typically uses temperatures between about 150-170°C, so a low thermal decomposition material that decomposes between about

WO 00/11716 PCT/US99/18778

130-160°C is desirable, depending on the actual processing temperatures. Such materials include polyalphamethylstyrene and polyisobytylene, for example.

5

10

20

25

30

device 2 in which a stress relief material 12 has been incorporated into a layer 9 of the PWB in the thermal expansion stress region 6. The stress relief material is a compliant material that is relatively easy to elastically deform, yet adheres to the overlying 10 and underlying 13 layers of the laminated PWB. The stress relief material is, for example, silicone rubber, siloxane [-(Si(CH<sub>3</sub>)<sub>2</sub>O)n-] elastomer, fluorinated siloxane, fluorinated silicone rubber, or other similar material. It is desirable that the stress relief material has a modulus at least 100 times less than the modulus of the surrounding and/or overlying laminate. For example, if the laminate material has a modulus of about 2-3 GPa, siloxane with a modulus of about 0.01 kPa would be sufficient, but a material with a modulus of about 10 MPa would also be acceptable. In other embodiments, it is desirable that the stress relief material has a modulus at least 1000 times less than the modulus of the surrounding and/or overlying laminate. It is further desirable that the stress relief material not break down or un-bond from the laminate during subsequent processing, in which temperatures might reach as high as 170°C.

Fig. 2C is a simplified view of a multi-layer PWB stack 15 during a lamination process step. An upper 17 and lower 19 die press the layers 21, 23, 25 of the laminate together. At least one of the upper or lower dies, or both (as shown), has a cutout 29 in a region 27 that corresponds to a thermal expansion stress region. Thus, during the lamination process pressure is not applied to the thermal expansion stress region of the laminate, and the outer layer 21 of the laminate is not bonded to the underlying layer 23 of the laminate in this region. This allows the outer laminate layer to move independently from the inner laminate layer in that region and flex to relieve thermal stress between an attached IC and the outer layer.

Fig. 2D is a simplified cross section of a die 30 used to apply pressure to selected regions of a PWB stack 15 against a second die or anvil 19' during a lamination process. The die has a cutout 27 so that pressure is selectively not applied to a possible thermal expansion stress region 29. The die is fabricated with a relief 32 near the perimeter 34 of the cutout so that pressure is concentrated around the perimeter of the unbonded thermal expansion stress region. This improves the lamination strength around the perimeter of the thermal expansion stress region and reduces the likelihood of delamination in use. Other methods to prevent or reduce delamination

10

15

20

25

around the thermal expansion stress region, such as plated through holes or solder pipes (whether electrically conductive or merely structural), could also be used alternatively or in addition to lamination techniques. Of course, a plated through hole, including a solder-filled hole, need not extend through all layers of the PWB. It would be acceptable that a solder pipe, for example, merely extend through the outer layer 21 and attach to the underlying layer 23, as by soldering to a metal trace on the underlying layer. Conversely, a solder pipe could extend through the underlying layer and attach to a metal trace on the inner surface of the outer layer (at the interface with the underlying layer), thus conserving surface area near the chip attach area.

Fig. 2E is a simplified flow chart of a process (200) according to the present invention. Layers to be laminated are stacked (step 202) in preparation for the lamination process. A die or dies press the layers together in selected areas (step 204) to leave un-bonded layers in anticipated thermal expansion stress regions. The perimeter of the un-bonded area may be strengthened during the lamination process, or a separate (optional) perimeter strengthening step (206), such as forming through holes through an outer layer of the laminate and soldering the through holes to an inner layer of the laminate.

Having fully described various embodiments of the present invention, other equivalent or alternative structures and methods will be apparent to those of ordinary skill in the ant. For example, while embodiments have been described with laminated layers of epoxy material, it is understood that other materials could be used in one or several layers of the lamination. Other materials could include metal layers, metal-clad layers, glass-filled fluoropolymer layers, and alumina-based ceramic layers, to name but a few.

Similarly, while embodiments have been described in the context of a PWB, the invention is applicable to other types of substrates. Accordingly, the scope of the invention should not be limited by the specific embodiments described above, but rather by the following claims.

### WHAT IS CLAIMED IS:

1	1. A multi-layer wiring substrate comprising:
2	an outer layer with an outer surface and an inner surface, the outer
3	surface having an attachment area for mounting an integrated circuit onto the outer
4	surface of the outer layer;
5	an inner layer laminated to at least a major portion of the inner surface
6	of the outer layer, the inner layer including a thermal stress relief region opposite to an
7	essentially co-extensive with the attachment area on the outer surface of the outer laye
1	2. The multi-layer wiring substrate of claim 1 wherein the thermal
2	stress relief region is a void or a constructive void.
1	3. The multi-layer wiring substrate of claim 2 wherein the
2	constructive void contains a residue from a thermal decomposition material present in
3	the thermal stress relief region prior to a step of laminating the outer layer to the inner
4	layer.
1	4. The multi-layer wiring substrate of claim 3 wherein the thermal
2	decomposition material is selected from the group consisting of
3	polyalphamethylistyrene and polyisobytylene.
1	5. The multi-layer wiring substrate of claim 1 wherein the thermal
2	stress relief region is filled with a compliant material.
1	6. The multi-layer wiring substrate of claim 5 wherein the
2	compliant material is selected from the group consisting of siloxane elastomer,
3	fluorinated siloxane elastomer, and fluorinated silicon rubber.
1	7. The multi-layer wiring substrate of claim 5 wherein the outer
2	layer has a first modulus and the compliant material has a second modulus, the first
3	modulus being at least 100 times greater than the second modulus.
l	8. The multi-layer wiring substrate of claim 1 wherein an edge of
2	the thermal stress relief region extends beyond an edge of the attachment area a
3	distance of between about 1-5 mm.

2

14.

1	9. The multi-layer wiring substrate of claim 1 wherein the thermal
2	stress relief region is a region where the inner layer is not bonded to the outer layer.
1	10. A laminated printed wiring board comprising:
2	a first dielectric layer of a dielectric material having a first modulus, the
3	first dielectric layer having an outer surface and an inner surface, the outer surface
4	having an attachment area for mounting an integrated circuit provided as a ball grid
5	array package, a micro ball grid array package, or a flip chip onto the outer surface of
6	the first layer;
7	a second dielectric layer laminated to the inner surface of the first
8	dielectric layer and to a third dielectric layer, the second dielectric layer having a
9	thermal stress relief region formed in the second dielectric layer between the first
0	dielectric layer and the third dielectric layer and opposite to and essentially
1	co-extensive with the attachment area on the outer surface of the first dielectric layer,
12	the thermal stress relief region being filled with a compliant material having a second
13	modulus, the first modulus being at least 100 times greater than the second modulus.
I	11. A process for manufacturing a laminated printed wiring board,
2	the process comprising:
3	assembling a selected number of layers of printed wiring board material
4	to be laminated to form a stack;
5	applying pressure to a first selected region of the stack and not to a
6	second selected region of the stack during a lamination process to bond the layers
7	together except in a thermal expansion stress relief region, the thermal expansion stress
8	relief region being in the second selected region.
1	12. The process of claim 11 wherein the pressure is applied to
2	enhance a lamination strength in a perimeter region of the thermal expansion stress
3	relief region.
1	13. The process of claim 11 further comprising a step of increasing
2	lamination strength in a perimeter region of the thermal expansion stress relief region.

The process of ciaim 13 wherein the strengthening is achieved by

forming plated through holes in either an upper layer or an underlying layer of the

C

#### 

3	laminate in a perimeter region of the thermal expansion stress relief region, and filling
4	the plated through holes with solder to attach the upper layer to the underlying layer.

	<ol> <li>A laminated printed wiring board assembly comprising:</li> </ol>
	a first layer having a first modulus, the first layer having an outer surface
5	and an inner surface, the outer surface having an attachment area;
ļ	an integrated circuit provided as a ball grid array package, a micro ball
•	grid array package, or a flip chip attached to the attachment area of the outer surface of
5	the first layer;
-	a second dielectric layer laminated to the inner surface of the first
S	dielectric layer and to a third dielectric layer, the second dielectric layer having a
9	thermal stress relief region formed in the second dielectric-layer-between the first
	dielectric layer and the third dielectric layer and opposite to and essentially
•	co-extensive with the attachment area on the outer surface of the first dielectric layer,
2	the thermal stress relief region being filled with a compliant material having a second
- 3	modulus, the first modulus being at least 100 times greater than the second modulus.

and to house the control of the file of the control of the cont




FIG. IA.






FIG. IB.








FIG. 2C




FIG. 2D.




FIG. 2E.

## INTERNATIONAL SEARCH REPORT

nel Application No PCT/US 99/18778

A. CLASSIFICATION OF SUBJECT MATTER
1PC 7 H01L23/373 H01L23/538 H05K1/02

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symposs) IPC 7 H01L H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fews searched

Electronic data base consulted during the international search (name of data base and, where practical search terms used)

		TS CONSIDERED TO BE RELEVANT  itation of document, with indication, where appropriate of the relevant passages		Revert to cam No.
Categor	y - , C	station of document, was a discious. Where appropriate 5		
х	:	WO 89 09534 A (HUGHES AIRCRAFT CO) 5 October 1989 (1989-10-05) the whole document		1-3.5.8. 9
A	•	EP 0 064 854 A (ITT IND GMBH DEUTSCHE :ITT (US)) 17 November 1982 (1982-11-17) the whole document	į	5-7.10. 15
А	1	US 4 654 248 A (MOHAMMED JUZER) 31 March 1987 (1987-03-31) abstract; figure		1-15
Α	T a sping par are 14	EP 0 044 247 A (SOCAPEX) 20 January 1982 (1982-01-20) claims 13-21; figures 2-7,9-12		11-14
		-/		
		r documents are listed in the continuation of box C X Patent family memo		

Further documents are listed in the continuation of box C	Patent lamby members are issec in affect
*Special categories of cited documents:  A* document defining the general state of the art which is not considered to be of particular relevance.	later document published after the internatoral filing date or provinty date and not in conflict with the accuration but date to understand the principle or theory underlying the invention.
earlier document but published on or after the international filing date	"X" document of particular relevance; the claimed stivention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken asone.
"L" document which may throw doubts on phority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevanors; the claimed shvention cannot be consumered to machine an inventive step when the
"O" document referring to an oral disclosure, use, exhibition or other means	document is combined with one or more other such docu- ments, such combination being obvious to a person skilled in the art.
per document published prior to the international filing date but after than the priority date claimed	151 document member of measure basem (Emily)
Date of the actual completion of the memational search	Date of mailing of the international search record

11 November 1999

22/11/1999

Name and making address of the ISA

European Patent Chica, P.B. 5613 Patentiaan 2 Nt. - 2280 MV RPswid

**Authorized officer** 

#### INTERNATIONAL SEARCH REPORT-

Inter Incl Application No. PCT/US 99/18778


		PCT/US 99/18778
Category *	tion) DOCUMENTS CONSIDERED TO BE RELEVANT  Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
, x	US 5 804 771 A (MAHAJAN RAVI ET AL) 8 September 1998 (1998-09-08) the whole document	1-3,8,9
	•	
	·	
		·
معافوه بين ينهد	And the second s	And the second s

#### INTERNATIONAL SEARCH REPORT

Information on patent family members

Interr nal Application No PCT/US 99/18778

Patent document cited in search report	ı	Publication date		Patent family member(s)	Publication date	
wù 69ù9534	À	J5-10-1989	US US DE DK EP ES IL	4847136 A 4847146 A 3889728 D 3889728 T 582089 A 0364551 A 2010412 A 88807 A	11-37-1989 11-37-1989 30-06-1994 17-11-1994 09-01-1990 25-04-1990 01-11-1989 18-08-1992	
EP 0064854	Α	17-11-1982	GB AT DK JP NO	2097998 A 11713 T 201182 A 58028848 A 821424 A	10-11-1982 15-02-1985 07-11-1982 19-02-1983 08-11-1982	
US 4654248	A	31-03-1987	NONE	•		
EP 0044247	Α	20-01-1982	FR JP	2 <b>48675</b> 5 A 57042188 A	15-01-1982 09-03-1982	
US 5804771	A	08-09-1998	NONE			



 $\mathcal{M}_{i}$